

LIST OF FIGURES

1.1	Time-Frequency tiling	3
2.1	Demonstration of a wave and a wavelet	6
2.2	Three-level wavelet decomposition tree	9
2.3	Three-level wavelet reconstruction tree	10
2.4	Wavelet Families	13
2.5	Signal processing application using Wavelet Transform	14
3.1	Direct form structure	16
3.2	Polyphase structure	18
3.3	Lattice structure of an orthogonal filter bank	19
3.4	Lifting implementation	20
3.5	Conventional MAC and shift-add DA architectures	23
3.6	Parallel DA architecture.....	26
4.1	CAD design cycle	29
4.2	FLEX 10K device block diagram	30
4.3	Polyphase implementation of db4 with modified DA	38
4.4	Pipelined adder-shifter	39
4.5	Simulation results of the db4 filter bank	40
4.6	Comparison of hardware requirements for db4 filter banks	41
4.7	Comparison of performance for db4 filter banks.....	42

4.8	Comparison of power consumption for db4 filter banks	42
4.9	Polyphase implementation of db9/7 with modified DA	45
4.10	Simulation results of the db9/7 filter bank	46
4.11	Comparison of hardware requirements for db9/7 filter banks	46
4.12	Comparison of performance for db9/7 filter banks.....	47
4.13	Comparison of power consumption for db9/7 filter banks	47
5.1	Block diagram of higher level DWT architecture	50
5.2	Schematic with control signals	51
5.3	Simulation results of the three-level DWT architecture	53